Y. Mii, S. Rishton, et al.
VLSI Technology 1993
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
J. Gautier, Keith A. Jenkins, et al.
IEDM 1995
Conference paper
Submicron high performance bipolar technology
T.C. Chen, J.D. Cressler, et al.
VLSI Technology 1989
Conference paper
Low temperature SER and noise in a high speed DRAM
W.H. Henkels, N.C.-C. Lu, et al.
Workshop on Low Temperature Semiconductor Electronics 1989