Conference paper
High performance complementary bipolar technology
J. Warnock, J.D. Cressler, et al.
VLSI Technology 1993
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
Keith A. Jenkins, J.Y.-C. Sun, et al.
IEEE Electron Device Letters
Y. Mii, S. Rishton, et al.
VLSI Technology 1993
Joachim N. Burghartz, John D. Cressler, et al.
IEEE Electron Device Letters