PaperUltra low contact resistivities for CMOS beyond 10-nm nodeZhen Zhang, Siyuranga Obasa Koswatta, et al.IEEE Electron Device Letters
PaperBipolar Transistor Design for Optimized Power-Delay Logic CircuitsD.D. Tang, Paul M. SolomonIEEE JSSC
PaperElectron-drag effect in Si metal-oxide-semiconductor devices with thin oxide layersBoris Laikhtman, Paul M. SolomonPhysical Review B - CMMP
PaperAn integrated logic circuit assembled on a single carbon nanotubeZhihong Chen, Joerg Appenzeller, et al.Science
