PaperReducing parasitic BJT effects in partially depleted SOI digital logic circuitsKoushik K. Das, Ching-Te Chuang, et al.Microelectronics Journal
PaperRestoration of Controllable Hysteresis in Partially Depleted SOI CMOS Schmitt Trigger CircuitsJente B. Kuang, Ching-Te ChuangIEEE TCAS-II
PaperOff-state current and performance analysis for double-gate CMOS with non-self-aligned back gateKeunwoo Kim, Hussein I. Hanafi, et al.IEEE Transactions on Electron Devices
PaperBipolar Transistor with Self-Aligned Lateral ProfileG.P. Li, Tze-Chiang Chen, et al.IEEE Electron Device Letters
