Trends in semiconductor memories

Yasunao Katayama

doi:10.1109/40.641592

IEEE Micro

Review

01 Nov 1997

Trends in semiconductor memories

View publication

Abstract

Despite their great market success, DRAMs have not kept pace with microprocessor improvements, so researchers are looking to advanced high-speed DRAM and merged DRAM/logic technologies to increase memory system performance.

Conference paper

Wave-based device scaling concept for brain-like energy efficiency and integration

Yasunao Katayama, Toshiyuki Yamane, et al.

NANOARCH 2015

Conference paper

Brain-inspired memory architecture for sparse nonlocal and unstructured workloads

Yasunao Katayama

CF 2017

Paper

A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing

Nicky C.C. Lu, Gary B. Bronner, et al.

IEEE Journal of Solid-State Circuits

Conference paper

Universal optical multi-drop bus for heterogeneous memory architecture

Atsuya Okazaki, Yasunao Katayama, et al.

CF 2011

View all publications

Abstract

Related

Wave-based device scaling concept for brain-like energy efficiency and integration

Brain-inspired memory architecture for sparse nonlocal and unstructured workloads

A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing

Universal optical multi-drop bus for heterogeneous memory architecture