Conference paper
A high performance low temperature 0.3 μm CMOS on SIMOX
G. Shahidi, B. Bucclot, et al.
VLSI Technology 1992
Paper
TP-A1 Shallow-Level Electron Traps in SiO2
Related
Conference paper
Technologies to further reduce soft error susceptibility in SOI
P. Oldiges, R.H. Dennard, et al.
IEDM 2009
Haizhou Yin, M. Hamaguchi, et al.
VLSI-TSA 2008
Conference paper
A room temperature 0.1 μm CMOS on SOI
G. Shahidi, C. Blair, et al.
VLSI Technology 1993