V. Djara, Marilyne Sousa, et al.
Microelectronic Engineering
Paper
Three-dimensional monolithic integration of III-V and Si(Ge) FETs for hybrid CMOS and beyond
Abstract
Three-dimensional (3D) monolithic integration can enable higher density and has the potential to stack independently optimized layers at transistor level. Owing to high mobility and lower processing temperatures, InGaAs is well-suited to be used as the top layer channel material in 3D monolithic integration along with Si/Si(Ge) FETs. A review of recent progress to develop InGaAs-on-Si(Ge) 3D Monolithic technology is presented here.
Related
Veeresh Deshpande, Herwig Hahn, et al.
IEEE T-ED
Herwig Hahn, Veeresh Deshpande, et al.
IEDM 2017
Lukas Czornomaz, Emanuele Uccelli, et al.
VLSI Technology 2015