Michael Moreinis, Arkadiy Morgenshtein, et al.
IEEE Transactions on VLSI Systems
Paper
Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms
Abstract
Editor's note: Hardware-accelerated simulation platforms can significantly reduce the validation time. This article presents an off-platform test generation method and it compares and contrasts it against the on-platform alternative for two state-of-the-art multicore processor designs.
Related
Wisam Kadry, Dimtry Krestyashyn, et al.
DATE 2015
Wisam Kadry, Ronny Morad, et al.
DAC 2011
Ophir Friedler, Wisam Kadry, et al.
DATE 2014