PaperModeling single-event upsets in 65-nm silicon-on-insulator semiconductor devicesA.J. KleinOsowski, Phil Oldiges, et al.IEEE TNS
PaperImplementation of a self-resetting CMOS 64-bit parallel adder with enhanced testabilityWei Hwang, George Diedrich Gristede, et al.IEEE Journal of Solid-State Circuits
Conference paperA simulation study on thin SOI bipolar transistors with fully or partially depleted collectorQiqing Ouyang, Jin Cai, et al.BCTM 2002
Conference paperVertical channel devices enabled by through silicon via (TSV) technologiesC. Kothandaraman, Sami Rosenblatt, et al.IEDM 2016