C.T. Chuang, Ken Chin, et al.
IEEE Journal of Solid-State Circuits
Paper
On the Scaling Property of Trench Isolation Capacitance for Advanced High-Performance ECL Circuits
Abstract
A detailed study on the scaling property trench isolation capacitance for advanced high-performance bipolar applications is presented. It is shown that the trench isolation capacitance depends on the trench structure, particularly the trench bottom and the trench fill. The dependence of the trench isolation capacitance on the trench width is then analyzed for various commonly used trench structures. The impact on the scaled-down high-performance ECL circuits is presented. © 1990 IEEE
Related
R.V. Joshi, W. Hwang, et al.
IEEE International SOI Conference 2000
Conference paper
Effects of gate-to-body tunneling current on PD/SOI CMOS SRAM
R.V. Joshi, C.T. Chuang, et al.
VLSI Technology 2001
Conference paper
Novel circuits to improve SRAM performance in PD/SOI technology
R.V. Joshi, A.J. Bhavnagarwala, et al.
IEEE International SOI Conference 2001