PaperA 34 µ m2 DRAM Cell Fabricated with a 1 µm Single-Level Polycide FET TechnologyHu H. Chao, Robert H. Dennard, et al.IEEE Journal of Solid-State Circuits
PaperA High-Performance 0.25-μm CMOS Technology: II—TechnologyBijan Davari, Wen-Hsing Chang, et al.IEEE T-ED
PaperAlpha-Particle-Induced Soft Error Rate in VLSI CircuitsGeorge A. Sai-Halasz, Matthew R. Wordeman, et al.IEEE T-ED
PaperAlpha-Particle-Induced Soft Error Rate in VLSI CircuitsGeorge A. Sai-Halasz, Matthew R. Wordeman, et al.IEEE Journal of Solid-State Circuits
