Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Paper

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Geoffrey W. Burr, Robert M. Shelby, et al.

IEEE T-ED

Paper

Optimization of conductance change in Pr_1-xCa_xMnO₃-based synaptic devices for neuromorphic systems

J. Jang, Sangsu Park, et al.

IEEE Electron Device Letters

Conference paper

Neuro-inspired computing: From resistive memory to optics

Charles Mackin, Pritish Narayanan, et al.

CLEO/Europe-EQEC 2019

Conference paper

Accelerating Deep Neural Networks with Analog Memory Devices

Stefano Ambrogio, Pritish Narayanan, et al.

AICAS 2020

View all publications

Abstract

Related

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Optimization of conductance change in Pr1-xCaxMnO3-based synaptic devices for neuromorphic systems

Neuro-inspired computing: From resistive memory to optics

Accelerating Deep Neural Networks with Analog Memory Devices

Optimization of conductance change in Pr_1-xCa_xMnO₃-based synaptic devices for neuromorphic systems