Werner Bux, Wolfgang E. Denzel, et al.
IEEE Communications Magazine
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Conference paper
Real-time security services for SDN-based datacenters
Pal Varga, Georgios Kathareios, et al.
CNSM 2017
Peter H. Baechtold, Michael P. Beakes, et al.
IEEE Journal of Solid-State Circuits
Conference paper
A 14Gb/s high-swing thin-oxide device SST TX in 45nm CMOS SOI
Christian Menolfi, Thomas Toifl, et al.
ISSCC 2011