Liat Ein-Dor, Y. Goldschmidt, et al.
IBM J. Res. Dev
As semiconductor devices decrease in size, soft errors are becoming a major issue that must be addressed at all stages of product definition. Even before prototype silicon chips are available for measuring, modeling must be able to predict soft-error rates with reasonable accuracy. As the technology matures, circuit test sites are produced and experimentally tested to determine representative fail rates of critical SRAM and flip-flop circuits. Circuit models are then fit to these experimental results and further test-site and product circuits are designed and modeled as needed. © Copyright 2008 by International Business Machines Corporation.
Liat Ein-Dor, Y. Goldschmidt, et al.
IBM J. Res. Dev
Eric Price, David P. Woodruff
FOCS 2011
Raghu Krishnapuram, Krishna Kummamuru
IFSA 2003
Sabine Deligne, Ellen Eide, et al.
INTERSPEECH - Eurospeech 2001