Thomas Kauerauf, Robin Degraeve, et al.
IEEE Electron Device Letters
A fast measurement methodology to extract, in a single stress sequence, four different circuit-relevant degradation parameters is introduced. The methodology is used to compare the degradation of the linear and saturation drain currents, as well as the linear and saturation threshold voltages, during positive bias temperature instability (BTI) (PBTI) in metal-gate/high-κ (MG/HK) nFETs and during negative BTI (NBTI) in conventional poly-Si/SiON pFET devices. No gm degradation is observed for PBTI in MG/HK nFET devices, whereas gm degradation is evident for NBTI in conventional poly-Si/SiON pFETs. Furthermore, the impact of measurement delay on parameter correlation is investigated, leading to important conclusions regarding the physical origin of gm degradation during BTI stress. © 2010 IEEE.
Thomas Kauerauf, Robin Degraeve, et al.
IEEE Electron Device Letters
Sujata Paul, Frank Yeh, et al.
IEEE Electron Device Letters
Supratik Guha, Vijay Narayanan, et al.
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 2006
Andreas Kerber, N. Pimparkar, et al.
IRPS 2011