Keith A. Jenkins, Anup P. Jose, et al.
ESSCIRC 2005
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Keith A. Jenkins, Anup P. Jose, et al.
ESSCIRC 2005
Keith A. Jenkins, Walter H. Henkels
IEEE Journal of Solid-State Circuits
Chirag S. Patel, Paul S. Andry, et al.
IITC 2005
John Liobe, Keith A. Jenkins
RFIC 2005