Stas Polonsky, Keith A. Jenkins, et al.
IEEE ITC 2004
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Stas Polonsky, Keith A. Jenkins, et al.
IEEE ITC 2004
Eduard Cartier, Amlan Majumdar, et al.
ESSDERC 2017
Joachim N. Burghartz, Keith A. Jenkins, et al.
IEEE Electron Device Letters
Brian A. Floyd, Leathen Shi, et al.
IEEE T-MTT