Raphael Polig  Raphael Polig photo       

contact information

Post-Doc Researcher
Zurich Research Laboratory, Zurich, Switzerland
  +41dash44dash724dash84dash46

links

Professional Associations

Professional Associations:  IEEE


2017

Interposer for dynamic mapping of API calls
Giefers, Heiner and Polig, Raphael
US Patent 9,703,573
Abstract

Sparse matrix multiplication using a single field programmable gate array module
Bekas, Costas and Curioni, Alessandro and Giefers, Heiner and Hagleitner, Christoph and Polig, Raphael C and Staar, Peter WJ
US Patent 9,558,156
Abstract


2016

SRAM array comprising multiple cell cores
Michael Kugel, Silke Penth, Raphael Polig, Tobias Werner


2015

CONJUGATE GRADIENT SOLVERS FOR LINEAR SYSTEMS
Christoph M Angerer, Konstantinos Bekas, Alessandro Curioni, Silvio Dragone, Christoph Hagleitner, Raphael C Polig
US Patent 20,150,293,882

Iterative refinement apparatus
Christoph M Angerer, Konstantinos Bekas, Alessandro Curioni, Silvio Dragone, Heiner Giefers, Christoph Hagleitner, Raphael C Polig
US Patent App. 14/623,310

Adaptable and Extensible Runtime and System for Heterogeneous Computer Systems
Christoph M Angerer, Raphael Polig
US Patent App. 14/750,994

Defective memory column replacement with load isolation
Silke Penth, Raphael Polig, Tobias Werner, Alexander Woerner
US Patent 8,964,493


2014

Non-deterministic finite state machine module for use in a regular expression matching system
Kubilay Atasu, Christoph Hagleitner, Raphael Polig, Frederick R Reiss
US Patent App. 14/184,751

Integrated circuit schematics having imbedded scaling information for generating a design instance
Michael Kugel, Stefan Payer, Raphael Polig, Tobias Werner
US Patent 8,918,749

Method and system for generating a placement layout of a VLSI circuit design
Tobias Werner, Anthony Parent, Raphael Polig, Alexander Woerner
US Patent 8,631,376


2011

GLOBAL BIT LINE RESTORE BY MOST SIGNIFICANT BIT OF AN ADDRESS LINE
Michael KUGEL, Raphael POLIG, Tobias T WERNER, others
US Patent App. 13/179,684


2010

Interleave Memory Array Arrangement
Yuen H Chan, Michael Kugel, Raphael Polig, Tobias Werner
US Patent App. 12/821,064