Jaime H. Moreno  Jaime H. Moreno photo       

contact information

Senior Manager, Data Centric High Performance Computing
Thomas J. Watson Research Center, Yorktown Heights, NY USA
  +1dash914dash945dash4340

links

Professional Associations

Professional Associations:  ACM  |  ACM Distinguished Speaker   |  ACM SIGARCH  |  ACM SIGMICRO  |  IEEE   |  IEEE Computer Society


2015

Active buffered memory
Bruce M Fleischer, Thomas W Fox, Hans M Jacobson, James A Kahle, Jaime H Moreno, Ravi Nair
US Patent 9,003,160


2012

Packed load/store with gather/scatter
Bruce M Fleischer, Thomas W Fox, Hans M Jacobson, Jaime H Moreno, Ravi Nair, Daniel A Prener
US Patent App. 13/566,141

Tree traversal in a memory device
James A Kahle, Jaime H Moreno, Ravi Nair
US Patent App. 13/688,530

Active memory device gather, scatter, and filter
Bruce M Fleischer, Thomas W Fox, Hans M Jacobson, James A Kahle, Jaime H Moreno, Ravi Nair
US Patent App. 13/674,520


2011



2006



Apparatus and method for updating pointers for indirect and parallel register access
Shay Ben-David, Jeffrey Haskell Derby, Thomas W Fox, Jamie H Moreno, Fredy Daniel Neeser, Uzi Shvadron, Ayal Zaks
US Patent 7,017,028



2005

System and method for VLSI visualization
D R Knebel, M A Lavin, J Moreno, S Polonsky, P N Sanda, S H Voldman
US Patent 6,895,372


SIMD processor with concurrent operation of vector pointer datapath and vector computation datapath
Shay Ben-David, Jeffrey Haskell Derby, Jamie H Moreno, Fredy Daniel Neeser, Uzi Shvadron, Ayal Zaks, Victor Zyuban
US Patent 6,915,411



2004


Digital signal processor with SIMD organization and flexible data manipulation
Jaime H Moreno, Jeffrey Haskell Derby, Uzi Shvadron, Fredy Daniel Daniel Neeser, Victor Zyuban, Ayal Zaks, Shay Ben-david
US Patent 20,040,015,677




2002



2001



1999




1998

Branch on cache hit/miss for compiler-assisted miss delay tolerance
Charles Marshall Barton III, Pradeep Kumar Dubey, Jaime Humberto Moreno
US Patent 5,761,515



1997


Method and apparatus for reordering memory operations in a superscalar or very long instruction word processor
Mahmut K Ebcioglu, David A Luick, Jaime H Moreno, Gabriel M Silberman, Philip B Winterfield
US Patent 5,625,835